

P0.0-RD1	46
P0.1-TD1	47
P0.2-TXD0	98
P0.3-RXD0	99
P0.4-RD2	81
P0.5-TD2	80
P0.6 I2SRX_SDA/SSEL1/MAT2[0]	79
P0.7 HEARTBEAT	78
P0.8 I2STX_WS/MISO1/MAT2[2]	77
P0.9 I2STX_SDA/MOSI1/MAT2[3]	76
P0.10 TXD2	48
P0.11 RXD2	49
P0.15-TXD1	62
P0.16-RXD1	63
P0.17_CTS1/MISO0/MISO	61
P0.18_DCD1/MOSI0/MOSI	60
P0.19_DSR1/SDA1	59
P0.20_DTR1/SCL1	58
P0.21_RI1	57
P0.22_DISPLAY_WR	56
P0.23_AD0.0 CURRENT SENSE	9
P0.24_AD0.1/I2SRX_WS/CAP3[1]	8
P0.25_AD0.2_POTENTIOMETER	7
P0.26_AD0.3/AOUT/RXD3	6
P0.27-SDA0	25
P0.28-SCL0	24
P0.29_USB_D+	29
P0.30_USB_D-	30
ENET_TXD0	95
ENET_TXD1	94
ENET_TX_EN	93
RMII_CRSDV	92
RMII_RXD0	91
RMII_RXD1	90
RMII_RX_ER	89
ENET_REF_CLK	88

P0.0	VDD(3V3)
P0.1	VDD(3V3)
P0.2	VDD(3V3)
P0.3	VDD(3V3)
P0.4	VDD(3V3)
P0.5	VREG(3V3)
P0.6	VREG(3V3)
P0.7	VDDA
P0.8	VBAT
P0.9	VREFP
P0.10	VREFN
P0.11	VREFN
P0.12	VREFN
P0.13	VREFN
P0.14	VREFN
P0.15	VREFN
P0.16	P1.16
P0.17	P1.17
P0.18	P1.18
P0.19	P1.19
P0.20	P1.20
P0.21	P1.21
P0.22	P1.22
P0.23	P1.23
P0.24	P1.24
P0.25	P1.25
P0.26	P1.26
P0.27	P1.27
P0.28	P1.28
P0.29	P1.29
P0.30	P1.30
P1.0	P1.0
P1.1	P1.1
P1.4	P1.4
P1.8	P1.8
P1.9	P1.9
P1.10	P1.10
P1.14	P1.14
P1.15	P1.15
XTAL1	22
XTAL2	23
RTCX1	16
RTCX2	18
RESET	17
VSS	88
VSS	97
VSS	72
VSS	55
VSS	41
VSS	31
VSSA	11
RSTOUT	14
TDO	1
TDI	2
TMS	3
TRST	4
TCK	5
RTCK	100

NXP Semiconductors


TITLE: LPC1766 Core PCB

Document Number:



REV:
1.0



Date: 2/4/09 9:42:28 AM

Sheet: 1/5




Ports 0.12 not available in LPC1766
 Ports 0.13 not available, route P1.18 to this pin
 Ports 0.14 not available, route 2.9 to this pin
 Ports 0.15 and 16 used for UART1






<h1>NXP Semiconductors</h1>	
TITLE: LPC1766 Core PCB	
Document Number:	REV: 1.0
Date: 2/4/09 9:42:28 AM	Sheet: 3/5



Notes:
 USB_D+ and USB_D- are common USB signals for both
 To use USB Device, remove R1 and R2 then add 0 ohm resistors to R10 and R25



NXP Semiconductors	
TITLE: LPC1766 Core PCB	
Document Number:	REV: 1.0
Date: 2/4/09 9:42:28 AM	Sheet: 4/5

Changes when moving from LPC2468 to LPC1766

1. Cannot run USB host and USB device at same time
2. Port 2.9 used for USB_CONNECT for LPC1766 and EINT0 for LPC2468
3. Port 1.18 used for USB_UP_LED for LPC1766 and GPIO for LPC2468
4. Port 1.30 used for VBUS for LPC1766 and VBUS for LPC2468
5. Port 0.13 is unconnected for LPC1766 and UP_LED (Goodlink) for LPC2468
6. Port 0.14 is unconnected for LPC1766 and USB_CONNECT (SoftConnect) for LPC2468
7. Display moved from P2.0-P2.7 to P0.17-P0.24

NXP Semiconductors

TITLE: LPC1766 Core PCB

Document Number:

REV:
1.0

Date: 2/4/09 9:42:28 AM

Sheet: 5/5